Abstract-The performance of a successive concatenated cancellation scheme for code-division multiple-access (CDMA) uplink transmission in cellular mobile radio is presented. Both serial and parallel cancellation stages are employed. The serial cancellation stage is first used to obtain initial data estimates followed by the parallel cancellation stages to enhance the accuracy of the estimates. The performance of this scheme is evaluated via analysis and simulation. In our analysis, we develop a model to consider the impact of wrongly estimating the phase and amplitude of the channel impulse response on the successive concatenated cancellation scheme. Analysis and simulation results in flat Rayleigh fading asynchronous channels with both perfect and nonperfect channel estimation and with perfect ranking confirms the accuracy of our analytical model as well as the significant improvement in performance compared to the conventional single-user matched filter (MF) detection and the stand-alone parallel cancellation schemes. Analytical results also show that the concatenated scheme has the potential to reach the single-user performance bound for a wide range of user base size, up to = 120 users, with a processing gain of 127 using one serial and three parallel cancellation stages. Finally, we propose a method whereby the receiver adapts with the number of users in order to retain the bit error ratio (BER) performance while decreasing the processing delay.
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I. INTRODUCTION
C ODE-division multiple-access (CDMA) possesses inherent flexibility to achieve a higher capacity and call quality in an interference-limited mobile radio environment compared to time and frequency multiple access systems. A conventional CDMA system employs single-user matched filter (MF) detection where the interference from other users sharing the same frequency channel is considered as Gaussian noise. This approach gives rise to the so-called near-far problem which arises when signals from mobiles arrive at base station receiver with different power levels. The consequence is that weaker signals are swamped by the stronger ones causing the Manuscript received March 11, 1997 ; revised April 7, 1999 . This paper was presented in part at the 47th Annual International Vehicular Technology Conference, Phoenix, AZ. This work was supported by Singapore Technologies PL, Singapore, and CVCP, U.K.
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detection of weaker signals to be unreliable. The result is a decrease in the system capacity. Also, due to the asynchronous nature of the uplink channel, the nonzero cross correlation between the users' spreading codes produces a multiple-access interference (MAI) noise floor that increases linearly with the number of users. Schemes have since been proposed to overcome the two undesirable features [1] , [2] . They are, however, more complex than the single-user MF detection scheme.
Complexity varies with the number of users from exponential for the optimum detection scheme proposed by Verdu [3] , to lesser complexity suboptimum arrangements, such as parallel or serial successive cancellation schemes [4] . We are concerned here with CDMA communications in cellular radio where there is a limit on the maximum attainable capacity on the reverse link [5] . This is because of the uncancelled intercellular interference and the uncancelled intracellular interference. The uncancelled intracellular interference arises from the unprocessed multipath signals of the other users in the same cell. These unprocessed multipaths, which are due to frequency selective fading, being uncancelled, result in the intracellular interference. Using the approximate power control capacity formula [6] the maximum capacity gain is 2.8 when all the intracellular interference is eliminated. However, this gain decreases to 1.5 if only 50% of the other user signal energies in the same cell are captured by the RAKE receiver.
In view of the limited capacity gain, it is prudent to adopt suboptimum schemes of lesser complexity which not only combat the two major problems relating to single-user conventional MF detection, but also improve receiver performance in the MAI environment. One such scheme is the successive serial cancellation technique which was first suggested by Viterbi [6] . In this scheme, the strongest signal is first demodulated, followed by reencoding and remodulation. This signal is then subtracted from the delayed composite signal that arrived at the antenna. This difference signal is then used for the detection of the second strongest signal. The process is repeated until the weakest user signal is obtained. Further work in this area has since been done [5] , [7] , [8] . The approaches either utilize successive serial cancellation, or successive parallel cancellation. With parallel cancellation, at each parallel stage all the other interfering signals are cancelled simultaneously prior to the detection of the desired signal. The outputs of each parallel stage are then remodulated and subtracted from the delayed signal that arrived at the antenna, i.e., the delayed composite signal. Each technique has it own merits. Serial successive cancellation has good near-far resistance and good acquisition and tracking performance in an 0018-9545/00$10.00 © 2000 IEEE Fig. 1 . Successive serial-parallel cancellation scheme. The data framer frames the demodulated bits from the parallel stages into respective user bit streams.
MAI channel, but suffers from decoding delay penalty. The parallel technique has less delay, but there are difficulties in code acquisition and reasonably good accurate control of the transmitted power of the mobiles is required. An extension of the successive cancellation scheme employs successive serial cancellation scheme for data detection and parallel successive cancellation technique for subsequent cancellation of the interference [9] . In this way, the strengths of both serial and parallel cancellation schemes are jointly utilized to tackle MAI induced performance degradation and thereby achieve an order of magnitude improvement in bit error ratio (BER) performance.
In Section II, we describe a SSPC scheme which is an extension of the schemes described in [4] and [9] . It consists of a sliding window block ranker and both serial and parallel cancellation stages that operate in tandem. For the serial cancellation stage, our scheme differs from the one in [4] and [10] . Instead of executing a block ranking based on the average amplitude values of bits and subsequent cancellation of these data bits, our ranking and detection outputs only consider the middle bit of a 3-b data frame. This is done using a sliding window ranker employing a 3-b frame length and a cancellation frame of similar size. The 3-b frame size is determined to be the most cost effective in terms of BER performance and processing complexity [11] . Section III is concerned with developing a mathematical model of the SSPC scheme that accounts for both phase and amplitude channel estimation errors as well as the impact of propagation errors. As such, our deliberations differs from those in [4] and [9] with respect to the mathematical model used and the channel adopted, respectively. The mathematical model developed in [4] does not consider channel estimation errors nor error propagations. The simulation and analytical results are presented in Section IV. We will show that the serial and parallel cancellation stages operating in tandem are effective for large number of users, whereas for lightly loaded systems the serial cancellation stage alone suffices. In the same section, performance comparison will also be made with the stand alone multistage parallel cancellation (MSPC) scheme operating in similar conditions. The impact of extending the cancellation frame size and nonperfect power ranking are also examined in the subsequent sections. Section V proposes an adaptive successive serial parallel cancellation scheme where not all the users are processed by the serial cancellation stage when the number of users exceeds a system parameter . By this recourse the delay is decreased while maintaining the same average probability of bit error. The final section contains the concluding remarks.
II. SUCCESSIVE SERIAL-PARALLEL CANCELLATION SCHEME

A. System Overview
The block diagram of the base station (BS) employing a successive serial-parallel cancellation scheme is shown in Fig. 1 . It has three major components: the sliding window block ranker (SWBR), a bank of successive serial-parallel cancellation (SSPC) receivers each having serial and successive parallel stages, and a data framer. Based on the ranking information, the user channel having the highest signal level is processed first in the serial cancellation stage.
B. Sliding Window Algorithm
In order to achieve ranking of each user's successive data bits, the SWBR processes the received composite signal using a sliding window. The SWBR provides the ranking information based on the center bit of a 3-b window that slides one bit at a time. Fig. 2 shows that the sliding window spans three bits, and successive bits for users 1, 2, and . The first window, which is shaded, only covers the users' data bits denoted by As, Bs, and Cs. Once the ranking information is obtained with respect to bit B of each user the window slides forward by one bit. The second window only covers A's, As, and Bs data bits of all the users. The ranking information is now obtained with respect to the center bit A of each user. This process then repeats for each successive data bit of each user.
Likewise, the detection and cancellation processes in both the serial and parallel stages are performed on a 3-b frame basis that corresponds directly to the 3-b frame used in the sliding window ranking process. Note that, although, the detection and cancellation process is done on a 3-b frame, only the data bits associated with the center bit of the frame are generated at the output of the final parallel stage. In other words, each SSPC receiver executes both sequence detection and cancellation encompassing a length of three bits which corresponds to the 3-b frame in the SWBR process. The first SSPC receiver in Fig. 1 processes all the users' data bits corresponding to the first window, while the third SSPC receiver processes all the users' data bit that corresponds to the third window while the fourth window is then processed by the first SSPC receiver, and so on. In this way, each successive bit of each user is processed. The frame length of three bits is necessary to cover the asynchronous interaction between the users' data bits. To see this, let us refer to the first window of Fig. 2 . Assuming that the second, first, and th user's signal is the strongest, second strongest, and the weakest, respectively. In this scenario, the A and C bits, corresponding to the second user's signal, are affecting the center bit (i.e., bit B) of the first and the th users' signals, respectively. If only bit A or C of the strongest signal is cancelled, strong residual MAI on other users' data bits would still be present. The configuration depicted in Fig. 1 assumes that hardware delay lines are used to delay the bandpass signal . If the composite signal after down conversion, is first digitized and stored in memory, only a single equivalent SSPC receiver is required to process the baseband signal.
In the following discussion on detection and cancellation processes we will assume, for ease of exposition that the first user is the strongest user, followed by the second who is the next strongest, and so on.
C. Successive Serial Cancellation Stage
The successive serial cancellation stage (SSC) in the SSPC receiver uses successive serial cancellation to obtain reliable data estimates for interference regeneration. The strongest user signal identified by the SWBR is first CDMA detected to give the 3-b sequence in Fig. 3 . To improve the estimate of the bits sequence , associated with the second user, we attempt to remove the interference due to the strongest signal on a 3-b frame basis as indicated earlier. Thus, the 3-b sequence denoted by is CDMA coded and convolved with the estimates of the channel impulse response to give .
We now have an estimate of the CDMA signal that arrived at the BS receiver for the strongest user. We see in Fig. 3 that we need to allow an appropriate delay to to allow for the processing delay due to the cancellation process before subtracting from it. This delay is determined by the time required to demodulate the three data bits and regenerate the corresponding signal. A CDMA signal is now formed which is essentially devoid of the strongest interference component, namely, the interference from user 1. The second CDMA receiver in the SSC operates on to give a better estimates of data bits, namely, . Note that , and the more generally , relates to the delay of the CDMA signal over a users' radio channel. Note also that, only one bit in this 3-b block sequence denoted by , is the desired bit and subsequently produced at the final parallel stage. Once again we CDMA code and pass it through our estimate of second user's channel to give another CDMA signal . Now is subtracted from and the user ranked third by the SWBR is used to recover bits , and so on. This process is repeated until the weakest signal is detected. This SSC process could be viewed as a serial cancellation front-end to the parallel cancellation stages in the next subsystem block.
This detection and cancellation procedure starting with the strongest received CDMA signal and progressing to the weakest received signal has several advantages. For example, it is easier to acquire and track the strongest signal, and the data detected and subsequent cancellation is more reliable leading to less error propagation.
D. Successive Parallel Cancellation Stage
Having regenerated a set of estimated and separable CDMA signal , for the users, we continue to seek an improvement to these estimates. This is achieved by deploying a sequence of successive parallel cancellation stages (SPC's). Fig. 4 shows the first stage. The received signal delayed by a further is applied to the input of the first SPC. For the first user, we subtract all the interfering CDMA estimates from to give an improved estimate of which is CDMA decoded to give bits . The same process is repeated for all the other users. If no further stage is required, the center bit of the 3-b block for each user is sent to the data framer. The purpose of the data framer is to frame the output bits into respective user's demodulated bit stream. This is needed as the rank of each user's signal in a 3-b block changes from block to block. The changes in the ranking is a function of the Doppler fading rate of the channels. If additional parallel cancellation stages are required, the CDMA signal corresponding to the 3-b block is regenerated for each user. This set of regenerated CDMA signals , for the users are then applied to the input of the second SPC. As before, for the first user, we subtract all the interfering CDMA estimates from an appropriately delayed to give a further improved estimate of which is CDMA decoded to give bits , and so on. This process is repeated for the next successive SPC, if required.
As , are asynchronous there is MAI from parts of other users bits. Thus, in generating we use a window of sufficient width such that if the center bit of is bit B in Fig. 2 , we consider the interference from bits A, B, and C from the other users within the same window, as mentioned earlier. Notice that our process only covers three bits interaction between the user's signal. However, due to the asynchronous nature of the CDMA channel, the two overlapping bits of the interferer's signal on the desired bit are also themselves subjected to interference arising from other bits of other users' signals which are wider than the 3-b frame width. So, if a larger cancellation frame is adopted, the MAI on the desired bit can be decreased resulting in a lower average probability of bit error.
The flowchart in Fig. 5 summarizes the complete SSPC process as described earlier. To recapitulate, the SSPC process begins with ranking, this is followed by successive serial detection, interference regeneration of the strongest signal and the cancellation of this strongest signal from the composite received signal on a 3-b basis. This process is repeated for each user's signal until the weakest user bit is decoded. After the serial stage of detection and cancellation are completed, the regenerated interference signals of the serial stage are used in the first parallel cancellation stage. In the parallel cancellation stages, the process of interferences cancellation, demodulation, and interferences regeneration are done in a parallel format.
III. ANALYTICAL MODEL OF THE SSPC SCHEME
In this section, we will consider the analytical model of the the SSPC receiver. We first derive the model for the serial stage, follow by the derivation of the complete model. In so doing, we shall adopt the technique employed in [12] to derive the bit error probability. We first obtain the ranked conditional probability of bit error at the output of each MF receiver in the serial stage and at the outputs of the bank of MF receivers in each of the parallel stages. The conditioning, which is based on the ranked Rayleigh-distributed amplitude of the received signal, is then removed by averaging the conditional bit error probability with the appropriate probability density function (PDF) over the range of likely ranked values.
A. Assumptions
In our analysis, we only consider the reverse channel of a single-cell CDMA cellular system which is depicted in Fig. 6 . We assume that there is perfect open-loop power control, 1 the BS knows the spreading Gold code sequences of each mobile station (MS), and there is perfect carrier and code phase synchronization. At the th MS transmitter, each data bit of the th user's data sequence is multiplied by a Gold code sequence,
. The pulse shapes, of the data and Gold code signals are rectangular and the respective signals are where is the th data bit of the th user having values of with equal probability, is the data bit period, is the th chip of the th user having the values of is the Gold code chip period, and . There are chips in one bit interval and this is also known as the processing gain. The BPSK signal of each MS transmitter is (3) where is the average transmitted power and is the carrier phase and is the carrier frequency in radians per second.
B. Channel Model
For a flat Rayleigh fading channel the baseband channel impulse response for the channel used by the th MS is (4) where is the Rayleigh-distributed amplitude, is the associated asynchronous delay with uniform distribution between , and is the associated phase with a uniform distribution between . The channel is assumed to be slow fading with parameters that are time invariant over one bit period. In the analysis of the serial stage, we do not address the impact of imperfect ranking. We model the channel estimation errors for both phase,
, and amplitude, , as independent and identically distributed zero mean Gaussian random variables with variances and , respectively. The estimated amplitude and phase of the th channel is therefore (5) (6) Following the approach adopted in [13] , the respective variances of the estimation errors are defined as (7) (8) where is the mean square error. Each channel has the same amount of estimation error in terms of the mean square error (MSE). The average MAI noise is modeled as a zero mean Gaussian random variable, and the Gaussian approximation technique is used to evaluate the variance [14] . We will show that this technique is sufficiently accurate for most cases where imperfect channel estimations prevail.
C. SSC Stage Model
The received signal at the base station is the sum of the received CDMA signals from users, viz.
(9) where is the average received power of each user, , is the th user random phase with uniform distribution between , and is the zero mean additive white Gaussian noise (AWGN) process representing thermal noise with two-sided PSD equal to (watts/hertz). The received power is the same for each user because of perfect open-loop power control which is regularly modifying each mobile's transmitted power. Without loss of generality we can consider the composite signal as a ranked set of signals with as the strongest user's signal and as the weakest user's signal, as well as setting the respective to zero. At the output of the first MF receiver in the SSC stage, i.e., the signal at the input to the decision circuit, called the decision statistic , is given by (10) where the subscripts and 1 denote the serial stage and the strongest received signal, respectively, the component is the desired signal of the strongest user, and and are the zero mean Gaussian random variables due to MAI and AWGN, respectively. This decision statistic determines the strongest signal data bit estimate , according to the following decision rule:
The expression for is
The double-frequency term in (13) is omitted as it is approximately zero after the integration. The MAI is given by (14) and the AWGN component is (15) The conditional variance of is, on using the Gaussian approximation (16) In (64) of the Appendix we show that , yielding (17) The variance for the AWGN term in (10) can be shown to be (18) We are now in a position to obtain the SIR expression, which is conditioned on and , at the output of the MF in the SSC stage as SIR (19) where (20) The probability of bit error is given by
where is the expectation operator and the function is defined as (22) It will be recalled from Fig. 3 that having recovered , albeit with a probability of bit error SIR , we then re-CDMA code it and convolve it with our estimates of the channel impulse response. The emerging CDMA signal represents an estimate of the strongest component in the originally received signal . It is therefore the strongest interference signal to all the users and is given by (23) Therefore, at the input to the second serial stage MF receiver we subtract from the composite signal , yielding
where and . At the output of second stage receiver the decision statistic is (26) where the new term is the residual MAI arising from the nonperfect cancellation of the strongest signal at the input to the second stage. This residual MAI is due to both the channel estimation and detection errors in the preceeding MF receiver. Similarly, the expression for each term in (26) 
(45) and the is as before. Based on mathematical induction, we can show that the conditional SIR at the output of the th serial stage MF receiver is (46), given at the bottom of the page, where is the energy per bit and is the single-sided PSD of the AWGN process. Now the SIR is conditioned on both and as well as on the ranked Rayleigh amplitude, . To remove this conditionality, we first perform the expectation operation on the conditional SIR with respect to the phase error term,
, and the th-ranked signal amplitude , followed by averaging the conditional probability of bit error with the probability density function of the th-ranked signal amplitude over SIR
the range of all possible amplitude values. We therefore have (47), given at the bottom of the page, since from [15] we know that , where is a constant and is the variance of the Gaussian random variable . Therefore the unconditional th stage probability of bit error is SIR SIR
where is the PDF of the th-ranked Rayleigh signal amplitude [16] and has the following expression: The mean square value of one is chosen to allow for ease of simulation where the average power of each user's Rayleigh fading statistic is normalized to the value of unity. Equation (48) of provides us with an expression for the probability of bit error at the output of each serial stage receiver in the SSC stage. The average probability of bit error for the SSC stage is then obtained by performing an arithmetic averaging of the sum of the individual probability of bit error at the output of each serial stage receiver.
D. SSPC Scheme Model
In order to formulate the complete analytical model for the SSPC receiver, we first need to model the impact of detection errors in the previous serial stage on the current MF output of the parallel stage. Observe that, for the SSPC receiver, the impact of detection errors on the first parallel cancellation stage (SPC) outputs is due to the outputs of the SSC stage. To obtain the complete analytical model, we follow a similar approach to the one used in the SSC stage. We first obtain the SIR at the output of each MF receiver in the first parallel cancellation stage. With these SIR's we can then obtain the individual probability of bit error. This process is repeated for the second parallel cancellation stage, and so on. The average probability of bit error for a particular parallel stage is obtained as for the SSC stage.
Therefore, the input to the MF for the strongest MS's signal at the first parallel cancellation stage, denoted by the subscript , is
At the output of this receiver the signal at the input to the decision circuit is the decision statistic given by (54) where is the desired signal of the strongest user (i.e., ), and are the zero mean Gaussian random variables due to both the channel estimation and detection errors in the SSC stage and AWGN, respectively. The expressions for these components of are (55) and (56), given at the bottom of the next page, where (56) is derived on a similar assumption as (30) with , and the AWGN component is given by
The variance of can be shown to be
where is defined by (52). The variance expression in (58) is obtained in a similar way to that in (32). Equation (58) accounts for the impact of detection errors in the SSC stage on the output of the individual MF's at the first parallel stage. The conditional SIR at the output of the MF for the strongest MS's signal is therefore SIR
Having obtained the conditional SIR, we can now proceed to obtain the unconditional average probability of bit error as SIR SIR (60) where is defined in (49). The above process is repeated to obtain the conditional SIR's at the outputs of the first parallel stage. The individual average probability of bit error, , thus obtained is then summed and averaged over all the users to give the average probability of bit error at the output of first parallel cancellation stage.
To obtain the average probability of bit error for the next successive parallel stage, we proceed as before. Assuming that we deploy up to , SPC's, the residual MAI variance for the th MS at the output of th SPC is (61)
Once the variance of for the th MS is obtained we can proceed to obtain the probability of bit error as before.
IV. ANALYTICAL AND SIMULATION RESULTS
This section presents the results obtained in the simulation of the SSPC scheme operating in the presence of flat Rayleigh fading channels.
The processing gain was . The Rayleigh fading statistic was generated for a Doppler bandwidth of 100 Hz and individual user data transmission rate was 8 kbps. Two simulation models were adopted in order to curtail the simulation time. The first was a chip and phase synchronous simulation (CSPS), whereas the second technique was chip synchronous, but phase asynchronous (CSPA). The first technique was employed for perfect channel estimation simulations while the second technique was employed for simulating the impact of phase channel estimation errors. The CSPS and CSPA conditions were adopted to alleviate the complexity of the simulation. As such, the analytical results shown in this section were obtained using the corresponding CSPS and CSPA versions of the SIR expressions.
The channel estimation errors were generated independently for each stage in both the serial and parallel stages according to the required variances.
A. Performance Comparison with MSPC Scheme 1) Impact of Perfect Channel Estimation (PCE):
The performance of both successive serial cancellation stage (SSC) and combined successive serial parallel cancellation stages (SSPC) for transmissions over flat fading channels are shown in Fig. 7 for . Also displayed is the performance of (56) the conventional CDMA system that does not use cancellation methods and is employed as a bench marker. The curves are for perfect ranking with the sliding window block ranker, perfect channel estimation, and no receiver noise. The most striking feature of Fig. 7 is that the SSPC scheme outperforms the conventional detection by several orders of magnitude. This was chiefly due to the cancellation of the MAI in the SSPC scheme. Observe that no error was recorded in the simulation for . However, there was only a marginal improvement in the average probability of bit error when the successive parallel cancellation stages were added to the successive serial cancellation stage. Only at higher user load (i.e., ) was there an improvement in the bit error probability due to the use of parallel stages. This was due to the individual characteristics of the serial and parallel cancellation schemes. For a smaller number of users, the spread of the Rayleigh-distributed signal amplitudes is wider, and as the successive serial cancellation scheme performs better with unequal powers, it offers the lowest average probability of bit error. Therefore, adding parallel stages does not result in any significant improvement. On the other hand, as the number of users becomes large, the spread of the Rayleigh-distributed amplitudes between each user's signal shrinks and the advantage that accrues from ranking is minimized as the next strongest signal begins to have a significant impact on the detection of the strongest signal. In other words, the effect of the MAI begins to affect the detection. Therefore, in such conditions, parallel stages are able to remove the effect of MAI resulting in a performance improvement. The amount of improvement depends on the size of user base. This is clearly shown in Figs. 9-11 . Fig. 8 depicts the simulation and the analytical results for the successive serial cancellation stage with perfect channel estimation. Notice that for practical user base size, there is close agreement between analytical and simulation results. The inaccuracy of the analytical results when the number of users were less than 15 is principally due to the inaccuracy of the Gaussian approximation technique for small number of users.
Figs. 9-11 shows the analytical results of the average probability of bit error of the SSPC scheme against the mean SNR per the single-user bound is attained at the output of the SSC stage. As such, there is no performance gain in utilizing the SPC's. When the number of users increases, the performance of the serial stage begin to degrade, and an error floor of close to 5 10 occurs for . What is significant, is that the single-user performance, , can be almost achieved with a further three SPC stages for . For , the single-user bound was achieved when four parallel cancellation stages were deployed.
The average probability of bit error versus the mean SNR per bit for different number of users for the stand alone MSPC scheme is depicted in Figs. 12-14 for and , respectively. For small numbers of users (i.e., ), the MSPC scheme performance approaches that of the SSPC scheme by attaining the single-user bound at the third parallel cancellation stage. For , the simulation and analytical results are close to each other for the data detection and first parallel cancellation stages. On the other hand, there are some discrepancies between the simulation and analytical results for the second parallel cancellation stage. Nevertheless, as the number of users increases, the the performance of the MSPC scheme degrades significantly leading to an error floor which further parallel cancellation stages cannot alleviate. This result agrees with those found in [17] and [18] . Observe also that as the number of users increases, the improvement in performance between successive parallel stages begins to shrink.
From the above results, it can be concluded that the SSPC scheme is superior to the MSPC scheme. It also follows that the SSPC scheme can be made adaptive to the offered traffic. For small number of users, the serial stage provides an acceptable performance, and when the number of users exceeds a system threshold the parallel stages can be activated. This adaptive scheme is discussed in the Section V.
2) Impact of Channel Estimation Errors: In this section, we examine the accuracy of the analytical model in the presence of channel estimation errors. Fig. 15 shows the result of SSPC scheme with errors only in the amplitude estimates, while Fig. 16 shows the impact of having both phase and amplitude estimation errors of equal measure. In both figures, the ranking was assumed to be perfect. As expected, the impact of having both types of channel estimation errors was worse than having errors in the amplitude estimates alone. From both figures, it is evident that the analytical results for the serial stage agree with the simulations for most practical user base sizes. The optimistic result for the smaller number of users is attributable to the inaccuracy of using the Gaussian approximation technique for small number of users. Applying (7) and (8), the standard deviations and were 0.1 and 0.314 rad, respectively, for a MSE of 0.01. The corresponding values for a MSE of 0.001 are 0.032 and 0.0993 rad.
In Figs. 15 and 16 , only the performances of the serial cancellation stage are shown as there was only a marginal improvement going from serial to parallel stages in the SSPC receiver for small number of users as shown by both analytical and simulation results obtained using the complete SSPC scheme. This was because the dominant source of errors in the serial stage was due to the channel estimation errors and this was further bounded by channel estimation errors in the parallel stages. This second factor is evident from the performance of stand alone MSPC scheme where average probability of bit error curve for the second and third parallel cancellation stages in Fig. 17 is close to the curve obtained from the serial stage having a similar mean square error. This meant that the performance of the stand- alone cancellation scheme was also bounded by the channel estimation errors. The nonmonotonicity of the analytical results for the case of small channel estimation errors, as depicted in Fig. 15 can be attributed to the inaccuaracy of Gaussian approximation for small number of users. Fig. 18 depicts the corresponding analytical results for the stand-alone parallel cancellation scheme with up to four parallel cancellation stages. Notice that the analytical results obtained are close to the simulation results depicted in Fig. 17 albeit with some discrepancy.
For the SSPC scheme, if the user base was further increased and given a certain small mean square error in the channel estimations, there will be an improvement if parallel stages were deployed. This is shown in Figs. 19 and 20 , which depict the performance of the SSPC scheme with channel estimation errors of MSE and , respectively, for . For the case of lower channel estimation errors, the improvement obtained from the parallel stages is much more significant. Similarly, Figs. 21 and 22 depict the performance of stand alone MSPC scheme having the same MSE values. As expected, the performance of the stand alone scheme MSPC is much worse for the same mean square channel estimation error. Observe also that for a large user base, the decrease in channel estimation errors resulted in only a small improvement in the average probability of bit error for the given number of users. Fig. 23 depicts the impact of imperfect ranking on the SSPC scheme with perfect channel estimation. Instead of having perfect ranking information for the SSC process, the ranking information used to obtain the results in Fig. 23 was derived from conventional matched filtering. The inaccuracy in ranking led to severe degradation in the performance of the SSC stage when compared to the results obtained with perfect ranking. This is primarily caused by near-far effect of the MAI, resulting from inaccurate ranking, on the demodulation of the desired bit. Notice also that the performance of the SSPC scheme with imperfect ranking was still better than the conventional detection case where single-user MF detection is employed.
B. Impact of Imperfect Ranking
The degradation caused by imperfect ranking can however be reduced by the SPC stages in the SSPC receiver to the same level as the result obtained in perfect ranking. If there were channel estimation errors, then based on simulation results there will still be an improvement in the use of additional parallel cancellation stages in the SSPC receiver. However, this improvement is again bounded, as before, by the amount of channel estimation errors.
C. Impact of Extending Cancellation Frame Size
The investigation into this subject is motivated by the possibility of improving the average probability of bit error performance of the SSPC scheme by reducing the impact of wrong estimates of the data bit used to regenerate the interference. The rationale behind the use of 3-b cancellation frame size is to ensure that the two partial cross correlations of the interfering users' signals with respect to the desired bit (in this case the center bit in Fig. 2 ) is removed. To remove the MAI due to these two bits, the two corresponding data bits need to be estimated first. However, the accuracy of this estimation is influenced by other stronger overlapping bits of other users on these two data bits due to the asynchronous nature of the channel. If these stronger interfering bits can be cancelled first, then the accuracy of estimating the two data bits used to regenerate the interference would improve. This procedure necessitates the use of a larger cancellation frame size. The aim of this investigation is to find the cost-effective cancellation frame size for the SSPC scheme. Fig. 24 depicts the simulation results of the average bit error rate as a function of cancellation frame sizes for the SSC Stage only. The performances of a single-user MF detection scheme and the scheme employed by Patel in [4] for a frame size of 7 b are also shown for comparison purposes. There was an improvement in enlarging a 2-b frame size to 7 b. The most significant improvement is increasing from the frame size of two to three bits. Observe also that no error was recorded in our simulation when the number of users were between 5-15. The decrease in average bit error rate was not significant when increasing the frame size from 3 to 5 bits and a negligible improvement for further increase in frame length. This negligible improvement was primarily due to the large direct MAI effect on the desired bit rather than the effect of stronger adjacent overlapping bits alluded to above. From our results we conclude that a 3-b length cancellation frame size is the best compromise in terms of the performance gain and the penalty of increasing the processing delay and signal processing complexity due to the larger frame size [11] .
D. Summary of Our Findings
For perfect channel estimation and perfect ranking of the received CDMA signal levels and when the number of users are below 25, the SSC stage is able to achieve the single-user bound. This is because the successive cancellation scheme can capitalise on the large differences between each user's received signal power. The probability of the bit error of weaker users is due in part to error propagation from wrong decisions made in regenerating the bits of the stronger users, and from the effect of MAI on the outer two bits the data in the cancellation frame. Increasing the cancellation frame size improves the situation. With perfect channel estimation, the MSPC scheme offers equivalent performance to the SSPC scheme, provided three parallel stages are used for small number of users. Further cancellation stages yields negligible improvement. For user base size approaching the processing gain, the MSPC scheme produces an irreducible error floor.
As the number of users increases the MAI affects the detection performance in the serial stage as errors are induced by the remaining user signals which have signal strengths of a similar order of magnitude. This effect is noticeable for , when our processing gain is 127 and no FEC coding is used. By the addition of parallel stages in the SSPC receiver, the effect of the MAI on the detection can be gradually reduced if significant number of successive parallel stages are used. Channel estimation errors increase the detection errors at each serial stage receiver and thereby increase the residual errors. For the stand-alone parallel cancellation scheme, the impact of the channel estimation errors is to increase the error floor as well. The improvement of adding a parallel cancellation stage in the MSPC scheme accrues from partial removal of the MAI in the initial data estimation stage. As the parallel cancellation scheme can only mitigate the effect of MAI, adding parallel cancellation stages to the serial stage in the SSPC scheme does not yield any improvement if the MAI is not the dominant cause of errors.
We have also shown that the 3-b cancellation frame is the best size for successive cancellation. Increasing the cancellation frame size beyond 3 b yields diminishing returns in performance and an increase in complexity.
V. AN ADAPTIVE SSPC SCHEME Building on the results given in Section IV and summarized in Section D we propose an adaptive SSPC scheme that adapts according to two parameters, namely, the number of users and the BER. The block diagram of the adaptive SSPC receiver is depicted in Fig. 25 In Fig. 26 curve a and curve b show the variations of the average probability of bit error versus the number of active users when SSC in conjunction with the SPC are used, for and , respectively, with a total of 60 active users. Where three further stages of SPC's are employed, curve d is realized, and this curve is identical to the one using the full serial stage follows by three SPC's. However, employing , the delayed is halved for 60 users. Also shown in Fig. 26 is curve c which depicts the performance of the SSC stage when all the CDMA signals are processed.
In order to obtain an estimate of the BER for use in the adaptive process, we propose the arrangement depicted in Fig. 27 . This scheme is essential as the BER is unknown in actual implementation. Accordingly, for each MF receiver in both the serial and parallel stages, a chip error rate detector is introduced. This detector multiplies the polarity of the recovered data bit by the received sequence which is then compared on a chip by chip basis with the known spreading sequence for that particular user. The difference in polarity between the actual and recovered chips is logged as a chip errors. The average chip error rate for each SSC and SPC's stages is then obtained by summing all the normalized chip errors and then averaging the sum over the total number of users . Normalization is done over the spreading sequence length and the total number of bits transmitted. Fig. 28 displays the correlation between the average chip error rates (CER) and the BER for and and with . Using these curves we can obtain an estimate of the BER based on the CER and this is used to compare with , a system parameter, in order to decide whether further SPC stages are required.
VI. CONCLUSION
We have evaluated the performance of a successive serial parallel cancellation scheme for a CDMA uplink system operating in flat Rayleigh fading channels. The scheme has the potential to reach the single-user bound if sufficiently accurate channel estimates were available for both signal ranking and regeneration. An extension of this scheme to make it adaptive to the number of users is also proposed. This adaptive scheme can reduce the processing delay accrued in the serial successive cancellations stage while still offering the same BER performance at the output of the final parallel cancellation stage. as .
APPENDIX C SIMPLIFICATION OF RESIDUAL MAI EXPRESSION
We need to express the residual MAI term in such a way that the average probability of bit error can be analytically determined. This then allows us to compare the analytical results of imperfect channel estimation with the simulation results. The residual MAI term needs to be expressed as a function of both the channel estimation and propagation error terms. Accordingly, we proceed as follows:
To simply the second term in (67), we employ the power series expansion to obtain an approximate expression of . We know that the power series expansion of with respect to the parameter is as follows: (68) where refers to order. Applying the series expansion as in (68) to , and ignoring the terms with power of two or more as they are negligible even for a large mean square error of 0.01 in the channel estimation errors, we have where .
APPENDIX D VARIANCE OF RESIDUAL MAI
Writing the expression for as , where the meaning of and is apparent from (70), and as because , the variance of the residual MAI term, using Gaussian approximation [19] , is where is the average probability of a bit error at the output of the first MF in the SSC stage and is defined in (19) and .
The second moment of and are obtained as follows. For the case when there is a bit error we will have so that
where and as is equally distributed we have 
To obtain the second moment of , we know that
Similarly, we need to find the expectation of and in order to evaluate the variance of the residual MAI found in Appendix D. They are as follows: (79) as and and (80) as and .
